Free 4A0-M01 Exam Braindumps (page: 6)

Page 5 of 38

An SROS router obtains its timing exclusively from its BITS input port. The router sets Quality Level (QL) SONET Traceability Unknown (STU) on this Superframe (SF) framed DS1 BITS reference.
What must you configure on this master router to pass the best clock quality level to the downstream Synchronous Ethernet (SyncE) slave nodes while maintaining traceability to the DS1 source?

  1. Enable "ql-override prs" on the BITS reference
  2. Enable "ql-override prs" on the master's SyncE ports
  3. Enable "ql-selection prs" on the BITS reference
  4. Set the master router to choose its source by quality level

Answer(s): A



Click on the exhibit.



Consider the topology and MLS1 configuration shown, and given the following conditions:
* MLS1 delivers the PRC traceable clock to the network
* Reference 1 receives Quality Level (QL) - EEC1
* Reference 2 receives QL - SSU-A
* BITS sets QL-SSU-B
Which quality level will MLS1 deliver to POC2-1 on its Synchronous Ethernet (SyncE) port 1/2/7?

  1. QL-EEC1
  2. QL-PRC
  3. QL-SSU-A
  4. QL-STU

Answer(s): B



Which synchronization technique supports time of day and phase synchronization?

  1. IEEE 1588 v2/Precision Time Protocol (PTP) v2
  2. Adaptive Clock Recovery (ACR)
  3. Time Division Multiplexing (TDM) line timing
  4. Synchronization Ethernet (SyncE)/Synchronization Status Message (SSM)

Answer(s): A



Which is a characteristic of the IEEE 802.3 Slow Protocol?

  1. There are a maximum of 10 frames transmitted per second
  2. There are a maximum of 20 slow protocol subtypes per interface
  3. The maximum slow protocol frame size is 64 bytes
  4. The slow protocol header carries the clock quality level

Answer(s): A






Post your Comments and Discuss Alcatel-Lucent 4A0-M01 exam with other Community members: